Skip to content
Snippets Groups Projects

Simplify FPGA logic IC name to plain Logic

Failed
Krisjanis Rijnieks created pipeline for commit 0c3d5eb0
, finished
For master
1 job 6 seconds, queued for 0 seconds