Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
K
KiCad
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
pub
libraries
electronics
KiCad
Commits
6a7b8ed0
Commit
6a7b8ed0
authored
2 years ago
by
Krisjanis Rijnieks
Browse files
Options
Downloads
Patches
Plain Diff
Fix newly added capacitors according to KLC
parent
e6437b6b
No related branches found
Branches containing commit
No related tags found
No related merge requests found
Pipeline
#381026
passed
2 years ago
Stage: test
Changes
2
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
fab.pretty/CP_Elec_D6.3mm_H6.1mm.kicad_mod
+3
-1
3 additions, 1 deletion
fab.pretty/CP_Elec_D6.3mm_H6.1mm.kicad_mod
fab.pretty/CP_Elec_D8.0mm_H16.0mm_TH_P3.5mm.kicad_mod
+15
-13
15 additions, 13 deletions
fab.pretty/CP_Elec_D8.0mm_H16.0mm_TH_P3.5mm.kicad_mod
with
18 additions
and
14 deletions
fab.pretty/CP_Elec_D6.3mm_H6.1mm.kicad_mod
+
3
−
1
View file @
6a7b8ed0
...
...
@@ -35,6 +35,8 @@
(stroke (width 0.12) (type default)) (layer "F.SilkS") (tstamp b9cc3b30-2c31-41be-9d38-49797b10fdcf))
(fp_line (start 3.3 3.3) (end 3.3 0.8)
(stroke (width 0.12) (type default)) (layer "F.SilkS") (tstamp 1bfead8a-cb4b-4b70-a7c3-16449929abc7))
(fp_rect (start -4.2 -3.5) (end 4.2 3.5)
(stroke (width 0.05) (type default)) (fill none) (layer "F.CrtYd") (tstamp 33af2947-b7ec-48b4-aa18-09eee9ecfaca))
(fp_line (start -3.3 -2.3) (end -3.3 2.3)
(stroke (width 0.1) (type default)) (layer "F.Fab") (tstamp 29b2a3ba-87bc-42a5-9563-b963a00b1637))
(fp_line (start -3.3 2.3) (end -2.3 3.3)
...
...
@@ -55,7 +57,7 @@
(stroke (width 0.1) (type default)) (fill none) (layer "F.Fab") (tstamp e0cb8ca7-471c-4db6-8cab-b72e5d9319be))
(pad "1" smd rect (at -2.6 0) (size 3 1) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp a4649f24-d20d-45cd-afcf-e14e3a6451b5))
(pad "2" smd rect (at 2.6 0) (size 3 1) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp b8e9f158-11ed-47d8-aeca-b823f9f18779))
(model "${KI
SYS3DMOD}/Capacitor_SMD
.3dshapes/CP_Elec_
10x10
.wrl"
(model "${KI
CAD7_3DMODEL_DIR}/fab
.3dshapes/CP_Elec_
D6.3mm_H6.1mm
.wrl"
(offset (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
...
...
This diff is collapsed.
Click to expand it.
fab.pretty/CP_Elec_D8.0mm_H16.0mm_TH_P3.5mm.kicad_mod
+
15
−
13
View file @
6a7b8ed0
...
...
@@ -2,34 +2,36 @@
(layer "F.Cu")
(descr "SMD capacitor, aluminum electrolytic, Nichicon, 10.0x10.0mm")
(tags "capacitor electrolytic")
(attr
smd
)
(fp_text reference "REF**" (at
0
-4.9) (layer "F.SilkS")
(attr
through_hole
)
(fp_text reference "REF**" (at
1.75
-4.9) (layer "F.SilkS")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp a2689e5c-8ccd-4e2c-8098-087f3c734022)
)
(fp_text value "CP_Elec_D8.0mm_H16.0mm_TH_P3.5mm" (at
0
5) (layer "F.Fab")
(fp_text value "CP_Elec_D8.0mm_H16.0mm_TH_P3.5mm" (at
1.75
5) (layer "F.Fab")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp aa9c9fa8-922d-4661-b6ba-f949438fcd13)
)
(fp_text user "${REFERENCE}" (at
0
0 180) (layer "F.Fab")
(fp_text user "${REFERENCE}" (at
1.75
0 180) (layer "F.Fab")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp 0dda1646-a646-4a28-a8d2-393b8c94d637)
)
(fp_line (start -
4.
5 -3.2) (end -
3.3
-3.2)
(fp_line (start -
2.7
5 -3.2) (end -
1.55
-3.2)
(stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b69731dc-a74d-4be9-8b11-0a21dad4be18))
(fp_line (start -
3.9
-3.8) (end -
3.9
-2.6)
(fp_line (start -
2.15
-3.8) (end -
2.15
-2.6)
(stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d42754be-232c-4f72-91c3-410cdb7a8c00))
(fp_circle (center
0
0) (end
4
0)
(fp_circle (center
1.75
0) (end
5.75
0)
(stroke (width 0.12) (type default)) (fill none) (layer "F.SilkS") (tstamp 56678818-7c6e-4649-9bd9-4f0a6156741d))
(fp_line (start -2.2 -1.7) (end -1.4 -1.7)
(fp_circle (center 1.75 0) (end 6.15 -0.1)
(stroke (width 0.05) (type default)) (fill none) (layer "F.CrtYd") (tstamp ad25f77e-fbbe-4700-a106-e1223c1473de))
(fp_line (start -0.45 -1.7) (end 0.35 -1.7)
(stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 53ded23b-dad2-4c6d-9d77-91fa13f8ed66))
(fp_line (start -
1.8
-2.1) (end -
1.8
-1.3)
(fp_line (start -
0.05
-2.1) (end -
0.05
-1.3)
(stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 77da69f1-4a7e-4daf-b100-27fb75871e8c))
(fp_circle (center
0
0) (end
4
0)
(fp_circle (center
1.75
0) (end
5.75
0)
(stroke (width 0.1) (type default)) (fill none) (layer "F.Fab") (tstamp 56e5c7a3-efd1-4e46-9e3d-f0ca61be6f86))
(pad "1" thru_hole
circle (at -1.75
0) (size 1.6 1.6) (drill 0.8) (layers "*.Cu" "*.Mask") (tstamp a4649f24-d20d-45cd-afcf-e14e3a6451b5))
(pad "2" thru_hole circle (at
1.7
5 0) (size 1.6 1.6) (drill 0.8) (layers "*.Cu" "*.Mask") (tstamp b8e9f158-11ed-47d8-aeca-b823f9f18779))
(model "${KI
SYS3DMOD}/Capacitor_SMD.3dshapes/CP_Elec_10x10
.wrl"
(pad "1" thru_hole
rect (at 0
0) (size 1.6 1.6) (drill 0.8) (layers "*.Cu" "*.Mask") (tstamp a4649f24-d20d-45cd-afcf-e14e3a6451b5))
(pad "2" thru_hole circle (at
3.
5 0) (size 1.6 1.6) (drill 0.8) (layers "*.Cu" "*.Mask") (tstamp b8e9f158-11ed-47d8-aeca-b823f9f18779))
(model "${KI
CAD7_3DMODEL_DIR}/fab.3dshapes/CP_Elec_D8.0mm_H16.0mm_TH_P3.5mm
.wrl"
(offset (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment