Skip to content
Snippets Groups Projects
Commit 6983d822 authored by Krisjanis Rijnieks's avatar Krisjanis Rijnieks :lion_face:
Browse files

Remove TH CP

parent cd8c2222
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
fab.kicad_sym
+ 0
− 59
View file @ 6983d822
......@@ -504,65 +504,6 @@
)
)
)
(symbol "CP_Elec_P3.5mm_D8mm" (pin_numbers hide) (pin_names (offset 0.254)) (in_bom yes) (on_board yes)
(property "Reference" "C" (id 0) (at 0.635 2.54 0)
(effects (font (size 1.27 1.27)) (justify left))
)
(property "Value" "CP_Elec_P3.5mm_D8mm" (id 1) (at 0.635 -2.54 0)
(effects (font (size 1.27 1.27)) (justify left))
)
(property "Footprint" "fab:CP_Elec_P3.5_D8mm" (id 2) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "Datasheet" "" (id 3) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "ki_keywords" "cap capacitor" (id 4) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "ki_description" "Polarized capacitor" (id 5) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "ki_fp_filters" "CP_*" (id 6) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(symbol "CP_Elec_P3.5mm_D8mm_0_1"
(rectangle (start -2.286 0.508) (end 2.286 1.016)
(stroke (width 0) (type default) (color 0 0 0 0))
(fill (type none))
)
(polyline
(pts
(xy -1.778 2.286)
(xy -0.762 2.286)
)
(stroke (width 0) (type default) (color 0 0 0 0))
(fill (type none))
)
(polyline
(pts
(xy -1.27 2.794)
(xy -1.27 1.778)
)
(stroke (width 0) (type default) (color 0 0 0 0))
(fill (type none))
)
(rectangle (start 2.286 -0.508) (end -2.286 -1.016)
(stroke (width 0) (type default) (color 0 0 0 0))
(fill (type outline))
)
)
(symbol "CP_Elec_P3.5mm_D8mm_1_1"
(pin passive line (at 0 3.81 270) (length 2.794)
(name "~" (effects (font (size 1.27 1.27))))
(number "1" (effects (font (size 1.27 1.27))))
)
(pin passive line (at 0 -3.81 90) (length 2.794)
(name "~" (effects (font (size 1.27 1.27))))
(number "2" (effects (font (size 1.27 1.27))))
)
)
)
(symbol "C_1206" (pin_numbers hide) (in_bom yes) (on_board yes)
(property "Reference" "C" (id 0) (at 0.635 2.54 0)
(effects (font (size 1.27 1.27)) (justify left))
......
fab.pretty/CP_Elec_P3.5_D8mm.kicad_mod deleted 100644 → 0
+ 0
− 54
View file @ cd8c2222
(module CP_Elec_P3.5x8mm (layer F.Cu) (tedit 61110750)
(descr "SMD capacitor, aluminum electrolytic, Nichicon, 10.0x10.0mm")
(tags "capacitor electrolytic")
(attr smd)
(fp_text reference REF** (at 0 -6.2) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "CP Elec 10x10mm" (at 0 6.2) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -6.8 1.5) (end -5.4 1.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -6.8 -1.5) (end -6.8 1.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -5.4 -1.5) (end -6.8 -1.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -5.4 1.5) (end -5.4 4.25) (layer F.CrtYd) (width 0.05))
(fp_line (start -5.4 -4.25) (end -5.4 -1.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -5.4 -4.25) (end -4.25 -5.4) (layer F.CrtYd) (width 0.05))
(fp_line (start -5.4 4.25) (end -4.25 5.4) (layer F.CrtYd) (width 0.05))
(fp_line (start -4.25 -5.4) (end 5.4 -5.4) (layer F.CrtYd) (width 0.05))
(fp_line (start -4.25 5.4) (end 5.4 5.4) (layer F.CrtYd) (width 0.05))
(fp_line (start 5.4 1.5) (end 5.4 5.4) (layer F.CrtYd) (width 0.05))
(fp_line (start 6.7 1.5) (end 5.4 1.5) (layer F.CrtYd) (width 0.05))
(fp_line (start 6.7 -1.5) (end 6.7 1.5) (layer F.CrtYd) (width 0.05))
(fp_line (start 5.4 -1.5) (end 6.7 -1.5) (layer F.CrtYd) (width 0.05))
(fp_line (start 5.4 -5.4) (end 5.4 -1.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -6.125 -3.385) (end -6.125 -2.135) (layer F.SilkS) (width 0.12))
(fp_line (start -6.75 -2.76) (end -5.5 -2.76) (layer F.SilkS) (width 0.12))
(fp_line (start -5.26 4.195563) (end -4.195563 5.26) (layer F.SilkS) (width 0.12))
(fp_line (start -5.26 -4.195563) (end -4.195563 -5.26) (layer F.SilkS) (width 0.12))
(fp_line (start -5.26 -4.195563) (end -5.26 -1.51) (layer F.SilkS) (width 0.12))
(fp_line (start -5.26 4.195563) (end -5.26 1.51) (layer F.SilkS) (width 0.12))
(fp_line (start -4.195563 5.26) (end 5.26 5.26) (layer F.SilkS) (width 0.12))
(fp_line (start -4.195563 -5.26) (end 5.26 -5.26) (layer F.SilkS) (width 0.12))
(fp_line (start 5.26 -5.26) (end 5.26 -1.51) (layer F.SilkS) (width 0.12))
(fp_line (start 5.26 5.26) (end 5.26 1.51) (layer F.SilkS) (width 0.12))
(fp_line (start -4.058325 -2.2) (end -4.058325 -1.2) (layer F.Fab) (width 0.1))
(fp_line (start -4.558325 -1.7) (end -3.558325 -1.7) (layer F.Fab) (width 0.1))
(fp_line (start -5.15 4.15) (end -4.15 5.15) (layer F.Fab) (width 0.1))
(fp_line (start -5.15 -4.15) (end -4.15 -5.15) (layer F.Fab) (width 0.1))
(fp_line (start -5.15 -4.15) (end -5.15 4.15) (layer F.Fab) (width 0.1))
(fp_line (start -4.15 5.15) (end 5.15 5.15) (layer F.Fab) (width 0.1))
(fp_line (start -4.15 -5.15) (end 5.15 -5.15) (layer F.Fab) (width 0.1))
(fp_line (start 5.15 -5.15) (end 5.15 5.15) (layer F.Fab) (width 0.1))
(fp_circle (center 0 0) (end 5 0) (layer F.Fab) (width 0.1))
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 1 thru_hole circle (at -1.75 0) (size 2.2 2.2) (drill 1) (layers *.Cu *.Mask))
(pad 2 thru_hole circle (at 1.75 0) (size 2.2 2.2) (drill 1) (layers *.Cu *.Mask))
(model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/CP_Elec_10x10.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment