Skip to content
Snippets Groups Projects
Commit 5539a597 authored by Krisjanis Rijnieks's avatar Krisjanis Rijnieks :lion_face:
Browse files

Clean up repository

parent 20d5021c
No related branches found
No related tags found
No related merge requests found
Pipeline #381554 passed
Stage: test
    Expand all Hide whitespace changes
    Inline Side-by-side
    fab.dcm deleted 100644 → 0
    + 0
    − 867
    View file @ 20d5021c
    This diff is collapsed.
    test-project/test-project.kicad_prl deleted 100644 → 0
    + 0
    − 75
    View file @ 20d5021c
    {
    "board": {
    "active_layer": 0,
    "active_layer_preset": "",
    "auto_track_width": true,
    "hidden_nets": [],
    "high_contrast_mode": 0,
    "net_color_mode": 1,
    "opacity": {
    "pads": 1.0,
    "tracks": 1.0,
    "vias": 1.0,
    "zones": 0.6
    },
    "ratsnest_display_mode": 0,
    "selection_filter": {
    "dimensions": true,
    "footprints": true,
    "graphics": true,
    "keepouts": true,
    "lockedItems": true,
    "otherItems": true,
    "pads": true,
    "text": true,
    "tracks": true,
    "vias": true,
    "zones": true
    },
    "visible_items": [
    0,
    1,
    2,
    3,
    4,
    5,
    8,
    9,
    10,
    11,
    12,
    13,
    14,
    15,
    16,
    17,
    18,
    19,
    20,
    21,
    22,
    23,
    24,
    25,
    26,
    27,
    28,
    29,
    30,
    32,
    33,
    34,
    35,
    36
    ],
    "visible_layers": "fffffff_ffffffff",
    "zone_display_mode": 0
    },
    "meta": {
    "filename": "test-project.kicad_prl",
    "version": 3
    },
    "project": {
    "files": []
    }
    }
    test-project/test-project.kicad_pro deleted 100644 → 0
    + 0
    − 321
    View file @ 20d5021c
    {
    "board": {
    "design_settings": {
    "defaults": {
    "board_outline_line_width": 0.1,
    "copper_line_width": 0.2,
    "copper_text_size_h": 1.5,
    "copper_text_size_v": 1.5,
    "copper_text_thickness": 0.3,
    "other_line_width": 0.15,
    "silk_line_width": 0.15,
    "silk_text_size_h": 1.0,
    "silk_text_size_v": 1.0,
    "silk_text_thickness": 0.15
    },
    "diff_pair_dimensions": [],
    "drc_exclusions": [],
    "rules": {
    "min_copper_edge_clearance": 0.0,
    "solder_mask_clearance": 0.0,
    "solder_mask_min_width": 0.0
    },
    "track_widths": [],
    "via_dimensions": []
    },
    "layer_presets": []
    },
    "boards": [],
    "cvpcb": {
    "equivalence_files": []
    },
    "erc": {
    "erc_exclusions": [],
    "meta": {
    "version": 0
    },
    "pin_map": [
    [
    0,
    0,
    0,
    0,
    0,
    0,
    1,
    0,
    0,
    0,
    0,
    2
    ],
    [
    0,
    2,
    0,
    1,
    0,
    0,
    1,
    0,
    2,
    2,
    2,
    2
    ],
    [
    0,
    0,
    0,
    0,
    0,
    0,
    1,
    0,
    1,
    0,
    1,
    2
    ],
    [
    0,
    1,
    0,
    0,
    0,
    0,
    1,
    1,
    2,
    1,
    1,
    2
    ],
    [
    0,
    0,
    0,
    0,
    0,
    0,
    1,
    0,
    0,
    0,
    0,
    2
    ],
    [
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    2
    ],
    [
    1,
    1,
    1,
    1,
    1,
    0,
    1,
    1,
    1,
    1,
    1,
    2
    ],
    [
    0,
    0,
    0,
    1,
    0,
    0,
    1,
    0,
    0,
    0,
    0,
    2
    ],
    [
    0,
    2,
    1,
    2,
    0,
    0,
    1,
    0,
    2,
    2,
    2,
    2
    ],
    [
    0,
    2,
    0,
    1,
    0,
    0,
    1,
    0,
    2,
    0,
    0,
    2
    ],
    [
    0,
    2,
    1,
    1,
    0,
    0,
    1,
    0,
    2,
    0,
    0,
    2
    ],
    [
    2,
    2,
    2,
    2,
    2,
    2,
    2,
    2,
    2,
    2,
    2,
    2
    ]
    ],
    "rule_severities": {
    "bus_definition_conflict": "error",
    "bus_entry_needed": "error",
    "bus_label_syntax": "error",
    "bus_to_bus_conflict": "error",
    "bus_to_net_conflict": "error",
    "different_unit_footprint": "error",
    "different_unit_net": "error",
    "duplicate_reference": "error",
    "duplicate_sheet_names": "error",
    "extra_units": "error",
    "global_label_dangling": "warning",
    "hier_label_mismatch": "error",
    "label_dangling": "error",
    "lib_symbol_issues": "warning",
    "multiple_net_names": "warning",
    "net_not_bus_member": "warning",
    "no_connect_connected": "warning",
    "no_connect_dangling": "warning",
    "pin_not_connected": "error",
    "pin_not_driven": "error",
    "pin_to_pin": "warning",
    "power_pin_not_driven": "error",
    "similar_labels": "warning",
    "unannotated": "error",
    "unit_value_mismatch": "error",
    "unresolved_variable": "error",
    "wire_dangling": "error"
    }
    },
    "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
    },
    "meta": {
    "filename": "test-project.kicad_pro",
    "version": 1
    },
    "net_settings": {
    "classes": [
    {
    "bus_width": 12.0,
    "clearance": 0.2,
    "diff_pair_gap": 0.25,
    "diff_pair_via_gap": 0.25,
    "diff_pair_width": 0.2,
    "line_style": 0,
    "microvia_diameter": 0.3,
    "microvia_drill": 0.1,
    "name": "Default",
    "pcb_color": "rgba(0, 0, 0, 0.000)",
    "schematic_color": "rgba(0, 0, 0, 0.000)",
    "track_width": 0.25,
    "via_diameter": 0.8,
    "via_drill": 0.4,
    "wire_width": 6.0
    }
    ],
    "meta": {
    "version": 2
    },
    "net_colors": null
    },
    "pcbnew": {
    "last_paths": {
    "gencad": "",
    "idf": "",
    "netlist": "",
    "specctra_dsn": "",
    "step": "",
    "vrml": ""
    },
    "page_layout_descr_file": ""
    },
    "schematic": {
    "annotate_start_num": 0,
    "drawing": {
    "default_line_thickness": 6.0,
    "default_text_size": 50.0,
    "field_names": [],
    "intersheets_ref_own_page": false,
    "intersheets_ref_prefix": "",
    "intersheets_ref_short": false,
    "intersheets_ref_show": false,
    "intersheets_ref_suffix": "",
    "junction_size_choice": 3,
    "label_size_ratio": 0.375,
    "pin_symbol_size": 25.0,
    "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
    "version": 1
    },
    "net_format_name": "",
    "ngspice": {
    "fix_include_paths": true,
    "fix_passive_vals": false,
    "meta": {
    "version": 0
    },
    "model_mode": 0,
    "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
    },
    "sheets": [],
    "text_variables": {}
    }
    klc-check-detail.sh → tests/klc-check-detail.sh
    + 0
    − 0
    View file @ 5539a597
    File moved
    klc-check.sh → tests/klc-check.sh
    + 0
    − 0
    View file @ 5539a597
    File moved
    test.py → tests/test.py
    + 0
    − 0
    View file @ 5539a597
    File moved
    0% or .
    You are about to add 0 people to the discussion. Proceed with caution.
    Finish editing this message first!
    Please register or to comment