From 7b869a6cbbea612e59487b3c58a8b82d897529a1 Mon Sep 17 00:00:00 2001
From: Krisjanis Rijnieks <krisjanis.rijnieks@gmail.com>
Date: Tue, 30 Mar 2021 21:07:22 +0300
Subject: [PATCH] Add CP Elec 10x10mm footprint
---
fab.pretty/CP_Elec_10x10.kicad_mod | 54 ++++++++++++++++++++++++++++++
1 file changed, 54 insertions(+)
create mode 100644 fab.pretty/CP_Elec_10x10.kicad_mod
diff --git a/fab.pretty/CP_Elec_10x10.kicad_mod b/fab.pretty/CP_Elec_10x10.kicad_mod
new file mode 100644
index 0000000..1b7c92c
--- /dev/null
+++ b/fab.pretty/CP_Elec_10x10.kicad_mod
@@ -0,0 +1,54 @@
+(module CP_Elec_10x10 (layer F.Cu) (tedit 5BCA39D1)
+ (descr "SMD capacitor, aluminum electrolytic, Nichicon, 10.0x10.0mm")
+ (tags "capacitor electrolytic")
+ (attr smd)
+ (fp_text reference REF** (at 0 -6.2) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value CP_Elec_10x10 (at 0 6.2) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -6.25 1.5) (end -5.4 1.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -6.25 -1.5) (end -6.25 1.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -5.4 -1.5) (end -6.25 -1.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -5.4 1.5) (end -5.4 4.25) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -5.4 -4.25) (end -5.4 -1.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -5.4 -4.25) (end -4.25 -5.4) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -5.4 4.25) (end -4.25 5.4) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -4.25 -5.4) (end 5.4 -5.4) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -4.25 5.4) (end 5.4 5.4) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 5.4 1.5) (end 5.4 5.4) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 6.25 1.5) (end 5.4 1.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 6.25 -1.5) (end 6.25 1.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 5.4 -1.5) (end 6.25 -1.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 5.4 -5.4) (end 5.4 -1.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -6.125 -3.385) (end -6.125 -2.135) (layer F.SilkS) (width 0.12))
+ (fp_line (start -6.75 -2.76) (end -5.5 -2.76) (layer F.SilkS) (width 0.12))
+ (fp_line (start -5.26 4.195563) (end -4.195563 5.26) (layer F.SilkS) (width 0.12))
+ (fp_line (start -5.26 -4.195563) (end -4.195563 -5.26) (layer F.SilkS) (width 0.12))
+ (fp_line (start -5.26 -4.195563) (end -5.26 -1.51) (layer F.SilkS) (width 0.12))
+ (fp_line (start -5.26 4.195563) (end -5.26 1.51) (layer F.SilkS) (width 0.12))
+ (fp_line (start -4.195563 5.26) (end 5.26 5.26) (layer F.SilkS) (width 0.12))
+ (fp_line (start -4.195563 -5.26) (end 5.26 -5.26) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.26 -5.26) (end 5.26 -1.51) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.26 5.26) (end 5.26 1.51) (layer F.SilkS) (width 0.12))
+ (fp_line (start -4.058325 -2.2) (end -4.058325 -1.2) (layer F.Fab) (width 0.1))
+ (fp_line (start -4.558325 -1.7) (end -3.558325 -1.7) (layer F.Fab) (width 0.1))
+ (fp_line (start -5.15 4.15) (end -4.15 5.15) (layer F.Fab) (width 0.1))
+ (fp_line (start -5.15 -4.15) (end -4.15 -5.15) (layer F.Fab) (width 0.1))
+ (fp_line (start -5.15 -4.15) (end -5.15 4.15) (layer F.Fab) (width 0.1))
+ (fp_line (start -4.15 5.15) (end 5.15 5.15) (layer F.Fab) (width 0.1))
+ (fp_line (start -4.15 -5.15) (end 5.15 -5.15) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.15 -5.15) (end 5.15 5.15) (layer F.Fab) (width 0.1))
+ (fp_circle (center 0 0) (end 5 0) (layer F.Fab) (width 0.1))
+ (fp_text user %R (at 0 0) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (pad 1 smd roundrect (at -4 0) (size 4 2.5) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.1))
+ (pad 2 smd roundrect (at 4 0) (size 4 2.5) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.1))
+ (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/CP_Elec_10x10.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+)
--
GitLab